• Inventors:
  • Assignees:
  • Publication Date: December 31, 1969
  • Publication Number:

Abstract

Claims

Description

Topics

Download Full PDF Version (Non-Commercial Use)

Patent Citations (0)

    Publication numberPublication dateAssigneeTitle

NO-Patent Citations (0)

    Title

Cited By (127)

    Publication numberPublication dateAssigneeTitle
    US-2004246785-A1December 09, 2004Intel CorporationMemory channel with redundant presence detect
    US-2009319719-A1December 24, 2009Rambus Inc.System Having A Controller Device, A Buffer Device And A Plurality Of Memory Devices
    US-7206897-B2April 17, 2007Rambus Inc.Memory module having an integrated circuit buffer device
    US-2011010482-A1January 13, 2011International Business Machines CorporationSelf-Healing Chip-to-Chip Interface
    US-2011228614-A1September 22, 2011Rambus Inc.Memory System Topologies Including A Buffer Device And An Integrated Circuit Memory Device
    US-8050174-B2November 01, 2011International Business Machines CorporationSelf-healing chip-to-chip interface
    US-2007011426-A1January 11, 2007Rambus Inc.Transceiver with latency alignment circuitry
    US-2005210196-A1September 22, 2005Perego Richard E, Stefanos Sidiropoulos, Ely TsernMemory module having an integrated circuit buffer device
    US-7206896-B2April 17, 2007Rambus Inc.Integrated circuit buffer device
    US-8531444-B2September 10, 2013Canon Kabushiki KaishaImage display apparatus, control method thereof, and computer-readable storage medium
    US-6892318-B2May 10, 2005Micron Technology, Inc.Method for repairing a semiconductor memory
    US-7165153-B2January 16, 2007Intel CorporationMemory channel with unidirectional links
    US-7562271-B2July 14, 2009Rambus Inc.Memory system topologies including a buffer device and an integrated circuit memory device
    US-7065622-B2June 20, 2006Rambus Inc.Transceiver with latency alignment circuitry
    US-2008144411-A1June 19, 2008Rambus Inc.Memory Module Including A Plurality Of Integrated Circuit Memory Devices And A Plurality Of Buffer Devices In A Matrix Topology
    US-6401229-B1June 04, 2002Hewlett-Packard CompanySystem and method for data error recovery on optical media utilizing hierarchical recovery techniques
    US-6571352-B2May 27, 2003Micron Technology, Inc.Device for repairing a Semiconductor memory
    US-2004256638-A1December 23, 2004Richard Perego, Fred Ware, Ely Tsern, Craig HampelConfigurable width buffered module having a bypass circuit
    US-8296606-B2October 23, 2012Mosaid Technologies IncorporatedMemory device and method for repairing a semiconductor memory
    US-6408402-B1June 18, 2002Hyperchip Inc.Efficient direct replacement cell fault tolerant architecture
    US-8713374-B2April 29, 2014Mosaid Technologies IncorporatedMemory device and method for repairing a semiconductor memory
    US-6199177-B1March 06, 2001Micron Technology, Inc.Device and method for repairing a semiconductor memory
    US-8301939-B2October 30, 2012Daktronics, Inc.Redundant data path
    US-7395485-B2July 01, 2008Intel CorporationCheck codes mapped across multiple frames
    US-7051151-B2May 23, 2006Rambus Inc.Integrated circuit buffer device
    US-7143207-B2November 28, 2006Intel CorporationData accumulation between data path having redrive circuit and memory device
    US-2005041504-A1February 24, 2005Perego Richard E., Stefanos Sidiropoulos, Ely TsernMethod of operating a memory system including an integrated circuit buffer device
    US-7127629-B2October 24, 2006Intel CorporationRedriving a data signal responsive to either a sampling clock signal or stable clock signal dependent on a mode signal
    US-2004128460-A1July 01, 2004Rambus Inc.Transceiver with latency alignment circuitry
    US-7467334-B2December 16, 2008Micron Technology, Inc.Method for repairing a semiconductor memory
    US-2006004968-A1January 05, 2006Vogt Pete DMethod and apparatus for memory compression
    US-2008109596-A1May 08, 2008Rambus Inc.System Having A Controller Device, A Buffer Device And A Plurality Of Memory Devices
    US-2012102299-A1April 26, 2012Doerr Michael B, Hallidy William H, Gibson David A, Chase Craig MStall propagation in a processing system with interspersed processors and communicaton elements
    US-7003618-B2February 21, 2006Rambus Inc.System featuring memory modules that include an integrated circuit buffer devices
    US-2010146199-A1June 10, 2010Rambus Inc.Memory System Topologies Including A Buffer Device And An Integrated Circuit Memory Device
    US-6816980-B1November 09, 2004Zeronines Technology, Inc.Fault tolerant, state-compatible computer system and method
    US-2005276150-A1December 15, 2005Vogt Pete DMemory agent core clock aligned to lane
    US-9117035-B2August 25, 2015Rambus Inc.Memory system topologies including a buffer device and an integrated circuit memory device
    US-2005223179-A1October 06, 2005Perego Richard E, Stefanos Sidiropoulos, Ely TsernBuffer device and method of operation in a buffer device
    US-7010658-B2March 07, 2006Rambus Inc.Transceiver with latency alignment circuitry
    US-7212423-B2May 01, 2007Intel CorporationMemory agent core clock aligned to lane
    US-2008074998-A1March 27, 2008Becker Wiren D, Dreps Daniel M, Ferraiolo Frank D, Anand Haridass, Reese Robert JSelf-healing chip-to-chip interface
    US-8018837-B2September 13, 2011International Business Machines CorporationSelf-healing chip-to-chip interface
    US-6910152-B2June 21, 2005Micron Technology, Inc.Device and method for repairing a semiconductor memory
    US-2005108465-A1May 19, 2005Vogt Pete D.Cehck codes mapped across multiple frames
    US-2009024867-A1January 22, 2009Gloege Chad N, Mueller Matthew R, Burghardt Neil R, Wendler Brett DRedundant data path
    US-7526597-B2April 28, 2009Rambus Inc.Buffered memory having a control bus and dedicated data lines
    US-8286039-B2October 09, 2012Intel CorporationDisabling outbound drivers for a last memory buffer on a memory channel
    US-7404032-B2July 22, 2008Rambus Inc.Configurable width buffered module having switch elements
    US-8539152-B2September 17, 2013Rambus Inc.Memory system topologies including a buffer device and an integrated circuit memory device
    US-2005156934-A1July 21, 2005Perego Richard E., Stefanos Sidiropoulos, Ely TsernSystem featuring memory modules that include an integrated circuit buffer devices
    US-7464225-B2December 09, 2008Rambus Inc.Memory module including a plurality of integrated circuit memory devices and a plurality of buffer devices in a matrix topology
    US-2004186956-A1September 23, 2004Richard Perego, Fred Ware, Ely TsernConfigurable width buffered module
    US-2007088995-A1April 19, 2007Rambus Inc.System including a buffered memory module
    US-2004250024-A1December 09, 2004Intel CorporationMemory channel with hot add/remove
    US-2004260991-A1December 23, 2004Intel CorporationMemory channel utilizing permuting status patterns
    US-2005010737-A1January 13, 2005Fred Ware, Richard Perego, Ely TsernConfigurable width buffered module having splitter elements
    US-7266634-B2September 04, 2007Rambus Inc.Configurable width buffered module having flyby elements
    US-2011099417-A1April 28, 2011Blodgett Greg AMemory Device and Method for Repairing a Semiconductor Memory
    US-7428014-B2September 23, 2008Koninklijke Philips Electronics N.V.Device for parallel data processing as well as a camera system comprising such a device
    US-2009198924-A1August 06, 2009Rambus Inc.Memory System Topologies Including A Buffer Device And An Integrated Circuit Memory Device
    US-7200787-B2April 03, 2007Intel CorporationMemory channel utilizing permuting status patterns
    US-7017002-B2March 21, 2006Rambus, Inc.System featuring a master device, a buffer device and a plurality of integrated circuit memory devices
    US-7356639-B2April 08, 2008Rambus Inc.Configurable width buffered module having a bypass circuit
    US-2011141079-A1June 16, 2011Canon Kabushiki KaishaImage display apparatus, control method thereof, and computer-readable storage medium
    US-2004250181-A1December 09, 2004Intel CorporationMemory channel with bit lane fail-over
    US-9563583-B2February 07, 2017Rambus Inc.Memory system topologies including a buffer device and an integrated circuit memory device
    US-6728862-B1April 27, 2004Gazelle Technology CorporationProcessor array and parallel data processing methods
    US-7383399-B2June 03, 2008Intel CorporationMethod and apparatus for memory compression
    US-7194581-B2March 20, 2007Intel CorporationMemory channel with hot add/remove
    US-2009100291-A1April 16, 2009Micron Technology, Inc.Memory device and method for repairing a semiconductor memory
    US-2004246786-A1December 09, 2004Intel CorporationMemory channel having deskew separate from redrive
    US-2008034130-A1February 07, 2008Rambus Inc.Buffered Memory Having A Control Bus And Dedicated Data Lines
    US-7685364-B2March 23, 2010Rambus Inc.Memory system topologies including a buffer device and an integrated circuit memory device
    US-7010642-B2March 07, 2006Rambus Inc.System featuring a controller device and a memory module that includes an integrated circuit buffer device and a plurality of integrated circuit memory devices
    US-7523248-B2April 21, 2009Rambus Inc.System having a controller device, a buffer device and a plurality of memory devices
    US-8510612-B2August 13, 2013Intel CorporationDisabling outbound drivers for a last memory buffer on a memory channel
    US-6760861-B2July 06, 2004Zeronines Technology, Inc.System, method and apparatus for data processing and storage to provide continuous operations independent of device failure or disaster
    US-8135999-B2March 13, 2012Intel CorporationDisabling outbound drivers for a last memory buffer on a memory channel
    US-9335373-B2May 10, 2016Intel CorporationMemory channel having deskew separate from redrive
    US-2005160247-A1July 21, 2005Dillon John B., Dillon Nancy D., Kevin Donnelly, Mark Johnson, Chanh TranTransceiver with latency alignment circuitry
    US-2003154422-A1August 14, 2003Blodgett Greg A.Method for repairing a semiconductor memory
    US-7200710-B2April 03, 2007Rambus Inc.Buffer device and method of operation in a buffer device
    US-9865329-B2January 09, 2018Rambus Inc.Memory system topologies including a buffer device and an integrated circuit memory device
    US-2005193241-A1September 01, 2005Blodgett Greg A.Method for repairing a semiconductor memory
    EP-2169533-A1March 31, 2010Daktronics, Inc.Redundanter Datenpfad
    US-8478964-B2July 02, 2013Coherent Logix, IncorporatedStall propagation in a processing system with interspersed processors and communicaton elements
    US-2004215596-A1October 28, 2004Fukuhara Keith T, Gin Alan S.System, method and apparatus for data processing and storage to provide continuous operations independent of device failure or disaster
    US-2009190091-A1July 30, 2009Wright Dawn D, Diana Zanini, Kanda Kumar Balasubramanian, Spaulding Terry L, Evans Douglas G, Rothman Jeffrey H, Mccarthy Karin DCosmetic Contact Lenses Having a Sparkle Effect
    US-2005108490-A1May 19, 2005Intel CorporationData accumulation between data path and memory device
    US-2005007805-A1January 13, 2005Fred Ware, Richard Perego, Ely TsernConfigurable width buffered module having flyby elements
    US-7062597-B2June 13, 2006Rambus Inc.Integrated circuit buffer device
    US-7386768-B2June 10, 2008Intel CorporationMemory channel with bit lane fail-over
    US-2009013211-A1January 08, 2009Vogt Pete D, Brzezinski Dennis W, Morrow Warren RMemory channel with bit lane fail-over
    US-8020056-B2September 13, 2011Intel CorporationMemory channel with bit lane fail-over
    US-7340537-B2March 04, 2008Intel CorporationMemory channel with redundant presence detect
    US-7802883-B2September 28, 2010Johnson & Johnson Vision Care, Inc.Cosmetic contact lenses having a sparkle effect
    US-6154855-ANovember 28, 2000Hyperchip Inc.Efficient direct replacement cell fault tolerant architecture
    US-8086812-B2December 27, 2011Rambus Inc.Transceiver with latency alignment circuitry
    US-2005193163-A1September 01, 2005Perego Richard E., Stefanos Sidiropoulos, Ely TsernIntegrated circuit buffer device
    US-2006058984-A1March 16, 2006Koninklijke Philips Electronics N.V.Device for parallel data processing as well as a camera system comprising such a device
    US-7813266-B2October 12, 2010International Business Machines CorporationSelf-healing chip-to-chip interface
    US-2005149662-A1July 07, 2005Perego Richard E., Stefanos Sidiropoulos, Ely TsernSystem having a plurality of integrated circuit buffer devices
    US-7363422-B2April 22, 2008Rambus Inc.Configurable width buffered module
    US-7320047-B2January 15, 2008Rambus Inc.System having a controller device, a buffer device and a plurality of memory devices
    US-2011131370-A1June 02, 2011Vogt Pete D, Brzezinski Dennis W, Morrow Warren RDisabling outbound drivers for a last memory buffer on a memory channel
    US-9535877-B2January 03, 2017Coherent Logix, IncorporatedProcessing system with interspersed processors and communication elements having improved communication routing
    US-2005207255-A1September 22, 2005Perego Richard E, Stefanos Sidiropoulos, Ely TsernSystem having a controller device, a buffer device and a plurality of memory devices
    US-2006004953-A1January 05, 2006Vogt Pete DMethod and apparatus for increased memory bandwidth
    US-2004250153-A1December 09, 2004Intel CorporationData signal redrive with dynamic sampling adjustment
    US-2002019961-A1February 14, 2002Blodgett Greg A.Device and method for repairing a semiconductor memory
    US-7870435-B2January 11, 2011Mosaid Technologies IncorporatedMemory device and method for repairing a semiconductor memory
    US-7124270-B2October 17, 2006Rambus Inc.Transceiver with latency alignment circuitry
    US-7447953-B2November 04, 2008Intel CorporationLane testing with variable mapping
    US-2005108611-A1May 19, 2005Intel CorporationEarly CRC delivery for partial frame
    US-2005044303-A1February 24, 2005Perego Richard E., Stefanos Sidiropoulos, Ely TsernMemory system including an integrated circuit buffer device
    US-2003061447-A1March 27, 2003Perego Richard E., Stefanos Sidiropoulos, Ely TsernMemory system including a point-to-point linked memory subsystem
    US-8108607-B2January 31, 2012Rambus Inc.Memory system topologies including a buffer device and an integrated circuit memory device
    US-7761753-B2July 20, 2010Intel CorporationMemory channel with bit lane fail-over
    US-7404055-B2July 22, 2008Intel CorporationMemory transfer with early access to critical portion
    US-7219294-B2May 15, 2007Intel CorporationEarly CRC delivery for partial frame
    US-8688787-B1April 01, 2014Zeronines Technology, Inc.System, method and apparatus for data processing and storage to provide continuous e-mail operations independent of device failure or disaster
    US-2010085872-A1April 08, 2010International Business Machines CorporationSelf-Healing Chip-to-Chip Interface
    US-7000062-B2February 14, 2006Rambus Inc.System and method featuring a controller device and a memory module that includes an integrated circuit buffer device and a plurality of integrated circuit memory devices
    US-2005166026-A1July 28, 2005Fred Ware, Richard Perego, Ely TsernConfigurable width buffered module having switch elements
    US-8171331-B2May 01, 2012Intel CorporationMemory channel having deskew separate from redrive